• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > CD74HC14M
CD74HC14M

CD74HC14M

Model CD74HC14M
Description High-Speed CMOS Logic Hex Inverting Schmitt Trigger
PDF file Total 12 pages (File size: 285K)
Chip Manufacturer TI
CD54HC14, CD74HC14,
CD54HCT14, CD74HCT14
Data sheet acquired from Harris Semiconductor
SCHS129E
January 1998 - Revised July 2004
High-Speed CMOS Logic
Hex Inverting Schmitt Trigger
Description
The ’HC14 and ’HCT14 each contain six inverting Schmitt
triggers in one package.
Features
• Unlimited Input Rise and Fall Times
[ /Title
(CD74H
C14,
CD74H
CT14)
/Subject
(High
Speed
CMOS
Logic
Hex
Invert-
• Exceptionally High Noise Immunity
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55
o
C to 125
o
C
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N
IL
= 30%, N
IH
= 30% of V
CC
at V
CC
= 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V
IL
= 0.8V (Max), V
IH
= 2V (Min)
- CMOS Input Compatibility, I
l
1µA at V
OL
, V
OH
Ordering Information
PART NUMBER
CD54HC14F3A
CD54HCT14F3A
CD74HC14E
CD74HC14M
CD74HC14MT
CD74HC14M96
CD74HC14PW
CD74HC14PWR
CD74HCT14E
CD74HCT14M
CD74HCT14MT
CD74HCT14M96
CD74HCT14PW
CD74HCT14PWR
TEMP. RANGE
(
o
C)
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
PACKAGE
14 Ld CERDIP
14 Ld CERDIP
14 Ld PDIP
14 Ld SOIC
14 Ld SOIC
14 Ld SOIC
14 Ld TSSOP
14 Ld TSSOP
14 Ld PDIP
14 Ld SOIC
14 Ld SOIC
14 Ld SOIC
14 Ld TSSOP
14 Ld TSSOP
NOTE: When ordering, use the entire part number. The suffix 96
denotes tape and reel. The suffix T denotes a small-quantity reel
of 250.
Pinout
CD54HC14, CD54HCT14
(CERDIP)
CD74HC14, CD74HCT14
(PDIP, SOIC, TSSOP)
TOP VIEW
1A 1
1Y 2
2A 3
2Y 4
3A 5
3Y 6
GND 7
14 V
CC
13 6A
12 6Y
11 5A
10 5Y
9 4A
8 4Y
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
©
2004, Texas Instruments Incorporated
1
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.