• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > EG-2121CA-L
EG-2121CA-L

EG-2121CA-L

Model EG-2121CA-L
Description 2.5V operation LVDS SAW Oscillator
PDF file Total 3 pages (File size: 57K)
Chip Manufacturer EPSON
2.5V operation LVDS SAW Oscillator
EG-2121CA-L
Features
Generates high frequency clock from a high stability SAW (surface acoustic wave) resonator.
2.5V-LVDS output.
Very low jitter/low phase noise.
Small SMD in 7x5mm, Max1.4mm height, ceramic package.
Applications
Gigabit Ethernet, Fibre channel, Infini Band, PCI-express, Rapid IO, Hyper Transport, Memory clock, CPU clock
Absolute Maximum Ratings
Item
Supply Voltage
Storage temperature
Solder heat resistance
Operating range
Item
Supply voltage
Operating temperature
Output load
Frequency characteristics
Item
Output frequency Range
Frequency Stability
Symbol
V
CC
Tstg
Tsol
Unit
MIN.
TYP.
MAX.
+4.0
+100
Condition
V
CC
– GND
Stored as bare product
V
-0.5
°C
-40
Max. 240°C x Max. 10s x 2 times
Symbol
V
CC
Topr
RL
Unit
V
°C
MIN.
2.375
0
-5
TYP.
2.5
MAX.
2.625
+70
+85
Condition
P version
R version
Differential resistor
100
Symbol
fosc
df/f0
Unit
MHz
ppm
MIN.
53.125
-100
-50
TYP.
(V
CC
=2.375 to 2.625,GND=0.0V,Load=100Ω)
MAX.
Condition
700
+100
+50
H version, *1
G version, *1
*1 This includes initial frequency tolerance, temperature, supply voltage variation and loading variation. Please refer to Part Numbering Guide (page3).
Electrical characteristics
Item
Start up time
Current consumption
OE High level input voltage
OE Low level input voltage
OE High level input current
OE Low level input current
Differential output voltage
Change to V
OD
Offset Voltage
Change to V
OS
Duty
at outputs crossing point
Output Rise time
Output Fall time
Phase Jitter *2
Offset =12KHz to 20MHz
Period Jitter *3
n=50000 samples
Accumulated Jitter *3
n=2 to 50000 cycles
Symbol
Tosc
I
OP
V
IH
V
IL
I
IH
I
IL
V
OD
dV
OD
V
OS
dV
OS
tw/t
Unit
ms
mA
V
V
uA
uA
mV
mV
V
mV
%
MIN.
TYP.
20
25
(V
CC
=2.375 to 2.625,GND=0.0V,Load=100Ω)
MAX.
Condition
10
30
35
0.3V
CC
1
-10
454
50
1.375
150
52
55
60
400
400
-3
t=0 at V
CC
=2.375V
fosc<=500MHz
fosc>500MHz
0.7V
CC
OE= V
CC
OE=GND
V
OD1
,V
OD2
dV
OD
=V
OD1
- V
OD2
V
OS1
,V
OS2
dV
OS
=V
OS1
- V
OS2
V version: <=175MHz
53.125M to 350MHz
>350M
20-80% of V
OD
80-20% of V
OD
53.125 to 700MHz
@156.25MHz
σ
of Random Jitter
Peak to Peak of jitter distribution
σ
of Total jitter distribution
-100
247
1.125
48
45
40
350
1.25
t
TLH
t
THL
T
PJ
t
RJ
t
p-p
t
acc
ps
ps
UI
ps
ps
ps
ps
0.044x10
0.29
3
25
4
1
4
40
5
*2 Measured by SSB phase noise test equipment.
*3 Measured by Time interval analyzer or oscilloscope.
EPSON ELECTRONICS AMERICA, INC.
www.eea.epson.com
EG2121 LVDS Rev 1.4 35D
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.