• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > I2008A-08TT
I2008A-08TT

I2008A-08TT

Model I2008A-08TT
Description Clock Generator, CMOS, PDSO8
PDF file Total 9 pages (File size: 173K)
Chip Manufacturer ALSC
July 2005
rev 1.3
Spread Spectrum
P2008A
The
Modulation Output and Spreading Selection Tables
illustrate the two possible spread spectrum options. The optimal
setting should minimize system EMI to the fullest without affecting system performance. The spreading is described as a
percentage deviation of the center frequency (Note: The center frequency is the frequency of the external reference input on
XIN/CLKIN, Pin1).
Example:
The P2008A is designed for communications, digital video and imaging applications. It is not only optimized for operation in
the 4MHz – 32MHz range, but its output frequency can be extended down to one half of the input clock frequency using the
divide-by-two feature. This feature extends low frequency as low as to 2MHz. Setting Pin 3 low (DIV2 = 0; Divide-by-two
mode) sets the output frequency (ModOUT) to half the frequency of the input clock (XIN/CLKIN). This is a simple way to
generate a spread spectrum modulated low frequency clock when only a higher frequency signal is available. If you want the
output frequency to be the same as the input, you can either set DIV2=1 or leave it unconnected.
Selecting the P2008A’s spread options is a matter of either setting SR0=1 or SR0=0. Setting SR0=0 set as a lower
modulation spread, while setting it to 1 introduces a wider spectral spread in the output clock.
Refer Modulation output and
Spreading Selections Tables.
The example given in the figure below shows the device set to the divide-by-two mode
(DIV2=0) with a lower spectrum range (SR0=0). The versatility provided by allowing both clock division and spread spectrum
on one chip is already proving to be a popular solution among leading system manufacturers.
P2008A Application Schematic
+3.3V
8.832MHz Crystal
1
XIN/CLKIN
XOUT
DIV2
VSS
VDD
SR0
Mod OUT
SSON#
8
2
7
0.1µF
6
3
4
5
P2008A
Modulated 4.416MHz is
connected to CLK input
pin of the system
General purpose EMI Reduction IC
Notice: The information in this document is subject to change without notice.
3 of 9
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.