• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > M1040-12-166.6286
M1040-12-166.6286

M1040-12-166.6286

Model M1040-12-166.6286
Description PLL/Frequency Synthesis Circuit
PDF file Total 12 pages (File size: 447K)
Chip Manufacturer IDT
M1040
VCSO B
ASED
C
LOCK
PLL
WITH
A
UTO
S
WITCH
Preliminary Information
E
LECTRICAL
S
PECIFICATIONS
(
CONTINUED
)
AC Characteristics
Unless stated otherwise, V
CC
= 3.3V +5%,T
A
= 0
o
C to +70
o
C (commercial), T
A
= -40
o
C to +85
o
C (industrial), F
VCSO
= F
OUT
= 150-175MHz,
LVPECL outputs terminated with 50Ω to V
CC
- 2V
Symbol Parameter
Min
DIF_REF0, nDIF_REF0,
DIF_REF1, nDIF_REF1
FOUT0, nFOUT0, FOUT1, nFOUT1
Commercial
Industrial
15
62.5
Typ
Max
700
175
Unit Conditions
F
IN
F
OUT
APR
K
VCO
PLL Loop
Constants
1
R
IN
Input Frequency
Output Frequency
Absolute Pull-Range
of VCSO
VCO Gain
MHz
MHz
ppm
ppm
kHz/V
kΩ
kΩ
kHz
dBc/Hz
Fin=19.44_MHz
dBc/Hz
Tot. PLL ratio =
8. See
dBc/Hz
±
120
±
50
±
200
±
150
200
100
2100
700
Wide Bandwidth
Internal Loop Resistor
Narrow Bandwidth
BW
VCSO
VCSO Bandwidth
Φ
n
J(t)
odc
t
R
t
F
Single Side Band
Phase Noise
@
155.52
MHz
Jitter (rms)
@
155.52
MHz
Output Duty Cycle
2
Output Rise Time
2
for
FOUT0, nFOUT0, FOUT1, nFOUT1
1
kHz Offset
10
kHz Offset
100
kHz Offset
12
kHz to
20
MHz
45
350
350
Phase Noise
and Jitter
-
72
-
94
-
123
0.4
50
450
450
0.6
55
550
550
ps
%
ps
ps
20
%
to
80
%
20
%
to
80
%
Output Fall Time
2
for
FOUT0, nFOUT0, FOUT1, nFOUT1
Table 10: AC Characteristics
Note 1: Parameters needed for PLL Simulator software; see Table 6, Example External Loop Filter Component Values, on pg. 8.
Note 2: See Parameter Measurement Information on pg. 11.
P
ARAMETER
M
EASUREMENT
I
NFORMATION
Input and Output Rise and Fall Time
80%
Clock Inputs 20%
and Outputs
80%
V
P
-
P
t
R
20%
t
F
FOUT
odc =
t
PW
t
PERIOD
t
PW
(Output Pulse Width)
t
PERIOD
Output Duty Cycle
nFOUT
Figure 6: Input and Output Rise and Fall Time
Differential Input Level
V
CC
- 0.85
nDIF_CLK
V
P-P
DIF_CLK
+ 0.5
Cross Points
V
CMR
Figure 8: Output Duty Cycle
Figure 7: Differential Input Level
M1040 Datasheet Rev 0.1
11 of 12
Revised 11Nov2003
tel (508) 852-5400
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.