• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > OAE50AC-250.000MHZ
OAE50AC-250.000MHZ

OAE50AC-250.000MHZ

Model OAE50AC-250.000MHZ
Description ECL Output Clock Oscillator, 250MHz Nom, DIP-14/4
PDF file Total 2 pages (File size: 80K)
Chip Manufacturer CALIBER
CPO Series
Programmable Oscillator
Lead-Free
RoHS Compliant
C A L I B E R
Electronics Inc.
PART NUMBERING GUIDE
Environmental/Mechanical Specifications on page F5
CPO - D P 5 A E T - 125.000MHz
Package Style:
A = Full Size, 14 Pin Dip
B = Half Size, 8 Pin Dip
C1 = Ceramic SMD, 5X7X1.6mm (4 pad)
C2 = Ceramic SMD, 5X7X1.6mm (6 pad/PECL)
P = Plastic SMD, 10X13X5mm
Output Type:
C = HCMOS
P = PECL
S = HCMOS (with Tristate)
Pin One Connection:
5 = +5.0V
3 = +3.3V
Pin 1 Connection:
T = Tristate Enable High
P = Power Down
Operating Temperature Range:
Blank =-20°C to 70°C
E = -40°C to 85°C (50ppm / 100ppm)
Inclusive Stability:
A = +/-100ppm
B = +/-50ppm
C = +/-30ppm (0°C-70°C)
D = +/-25ppm (0°C-70°C)
ELECTRICAL SPECIFICATIONS
Frequency Range
Operating Temperature Range
Storage Temperature Range
Supply Voltage
Input Current
Frequency Tolerance / Stability
Inclusive of Operating Temperature Range, Supply
Voltage and Load
Revision: 2000-B
340.000kHz to 250.000MHz
-20°C to 70°C / -40°C to 85°C
-55°C to 125°C
5.0Vdc ±10%, 3.3Vdc ±10%
70mA Maximum
±100ppm, ±50ppm,
±30ppm (-20°C to 70°C), ±25ppm (-20° to 70°C)
-1.0V Min. Vdd: -0.8V Max.
-.04Vdc Min.
-2.0V Min. Vdd: -1.6V Max.
0.4Vdc Max.
2nS Max. 20% to 80% / 80% to 20% (PECL)
5nS Max. 10% to 90% / 90% to 10% (HCMOS)
PECL
HCMOS
50 ±10%
50 ±5%
5.0V: up to 100.000MHz = 25pF / 100 to 250.000MHz = 10pF
3.3V: up to 100.000MHz = 15pF / 100 to 250.000MHz = 10pF
No Connection
V
IH
V
IL
Enables Output
+2.2Vdc Minimum to Enable Output
+0.8Vdc Maximum to Disable Output
30mA Max. (pin 1 ground)
50uA Max. (pin 1 ground)
Output Voltage Logic High (Voh) / PECL
Output Voltage Logic High (Voh) / HCMOS
Output Voltage Logic Low (Vol) / PECL
Output Voltage Logic Low (Vol) / HCMOS
Rise Time / Fall Time
Duty Cycle
Load Drive Capability
Pin 1 Tristate Input Voltage
Disable Current (TS Option)
Standby Current (PD Option)
Aging (@ 25°C)
Start Up Time
Absolute Clock Jitter
One Sigma Clock Jitter
±5ppm / year Maximum
10mSeconds Maximum
±175pSeconds Maximum
±50pSeconds Maximum
TEL
949-366-8700
FAX
949-366-8707
WEB
http://www.caliberelectronics.com
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.