• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > S1328LHCA-27.0000
S1328LHCA-27.0000

S1328LHCA-27.0000

Model S1328LHCA-27.0000
Description Oscillator, 1.5MHz Min, 27MHz Max, 27MHz Nom, Hybrid,
PDF file Total 2 pages (File size: 106K)
Chip Manufacturer DIODES
SaRonix
Voltage Controlled Crystal Oscillator
Technical Data
Frequency Range:
Frequency Stability:
1.5 MHz to 27 MHz
±50 ppm over all conditions: operating temperature, voltage change,
load change, calibration tolerance, with V
C
= 1.65V
±12ppm max in 10 Years @ +40°C
3.3V, CMOS / TTL
S1328 Series
Aging:
Temperature Range:
Operating:
Storage:
Supply Voltage:
Recommended Operating:
Supply Current:
ACTUAL SIZE
0 to +70°C, -40 to +85°C
-55 to +125°C
3.3V ±10%
15mA max
Output:
Symmetry:
Rise & Fall Times:
Logic 0:
Logic 1:
Load:
Jitter:
Pull Characteristics:
Input Impedance:
Frequency Response (-3dB):
Pullability:
Control Voltage:
Transfer Function:
Linearity:
Center Control Voltage:
Mechanical:
Shock:
Solderability:
Terminal Strength:
Vibration:
Resistance to Soldering Heat:
Environmental:
Thermal Shock:
Moisture Resistance:
MIL-STD-883,
MIL-STD-883,
MIL-STD-883,
MIL-STD-883,
MIL-STD-202,
Method 2002, Condition B
Method 2003
Method 2004, Condition B2
Method 2007, Condition A
Method 210, Condition I or J
45/55% max @ 50% V
DD
9ns max 20% to 80% V
DD
10% V
DD
max
90% V
DD
min
30pF
20ps peak-to-peak max
Description
A voltage controlled crystal oscillator,
with output logic levels compatible with
HCMOS and TTL logic families.
The 6-pin, plastic molded SMD, J- lead-
ed package ("S" package) is ideal for
today's automated assembly environ-
ments.
Applications
• For use with phase-locked loop (PLL)
for clock and data recovery, frequency
translation, or frequency synthesis ap-
plications in video, telephony, and data
communication environments.
• Compact, plastic molded SMD pack-
age
• TTL and CMOS compatible
• Tri-state output
Output Waveform
CMOS
T
r
1 LEVEL
80% V
DD
50% V
DD
20% V
DD
0 LEVEL
SYMMETRY
SYMMETRY
2.5 VDC
1.5 VDC
0.5 VDC
GND
T
f
T
r
TTL
T
f
V
DD
50KΩ min
10kHz
±25ppm, ±50ppm, ±75ppm APR* (See Part Numbering Guide)
0.3 to 3V
Frequency increases when Control Voltage increases
10% max
1.65V
MIL-STD-883, Method 1011, Condition A
MIL-STD-883, Method 1004
*
APR = (VCXO Pull relative to specified Output Frequency) – (VCXO Frequency Stability) – (Aging)
DS-194
REV A
5.10.1
SaRonix
141 Jefferson Drive • Menlo Park, CA 94025 • USA • 650-470-7700 • 800-227-8974 • Fax 650-462-9894
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.