• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > U2350B-FP
U2350B-FP

U2350B-FP

Model U2350B-FP
Description PWM Speed Control for Permanent Excited DC Motors
PDF file Total 9 pages (File size: 121K)
Chip Manufacturer TEMIC
U2350B-FP
Pin Description
LED1
LED2
n.c.
NTC
Progr.
R
osc
C
osc
Contr.
1
2
3
4
5
6
7
8
95 11409
16 +V
S
15 OUT+
14 OUT
13 OUT–
12 GND
11 I
Contr.
10 S
1
9
V
Contr.
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Symbol
LED1
LED2
n.c.
NTC
Progr.
R
osc
C
osc
Contr.
V
Contr.
S
1
I
Contr.
GND
OUT–
OUT
OUT+
+V
S
Function
LED output 1
LED output 2
Not connected
Monitoring input
Tristate programing
Resistor for oscillator
Capacitor for oscillator
Control input
Voltage regulation input
Switching output, output S1
Current regulation input
Ground
– supply for output stage
Output
+ supply for output stage
Supply voltage
Supply, Pin 16
The internal voltage limiter in the U2350B enables a
simple supply from the rectified line voltage. The supply
voltage between Pin 16 (+V
S
) and Pin 12 (ground) is built
up via R
1
and is smoothed by C
7
. The typically 5 mA
supply current is simultaneously used to operate the two
LEDs D
2
, D
3
, which can both be bridged internally. The
supply current therefore reaches Pin 16 either via LEDs
or the internal switches (V
sat
1.2 V).
Series resistor, R
1,
can be calculated as follows:
R
1max
Voltage Monitoring
Whilst the operating voltage is being built up or reduced,
uncontrolled output pulses of insufficient amplitude are
suppressed by the internal monitoring circuit. The latch
is also reset, the LED D
2
(operating indicator) between
Pin 2 and Pin 16 is switched off and the control input
“Pin 8” is connected to ground via switch S
3
and a 1 k
W
resistor. In connection with a switching hysteresis of
approximately 2 V, this mode of operation guarantees
fail-safe start-up each time the operating voltage is
switched on, in the same way as after short mains
interruptions.
Connecting the control input Pin 8 with a capacitor can
therefore make a soft start with rapid recovery possible.
+
V
Mmin
– V
Smax
I
tot
+
V –15%
V
+
maximum supply voltage
)
I
I
+
I
I
+
Max. current consumption of the IC
I
+
Current consumption of the external components
V
Mmin
Smax
mains
tot
Smax
x
Smax
x
whereas
Pulse Width Control with Mains Voltage
Compensation, Pins 8, 9, 10
Average value of the voltage over the load is controlled
to an infinitely selectable value by the comparator
Comp. 1 with hysteresis. The rectified mains voltage is
divided by R
3
and R
4
and lead in Pin 10. The capacitor C
1
is charged via R
9
until the voltage V
9
, which is present at
the inverting input of Comp. 1, is more positive than the
control voltage V
8
arriving at the non-inverting input via
an impedance converter. During the charge time, which
is dependent of the mains voltage, the pulse output is at
high potential and the switching output Pin 10 is open. If
V
9
now becomes greater than V
10
, the output from
Comp. 1 switches over the output stage logic via an AND
gate.
3 (9)
Here, C
6
must be selected in this way that the voltage at
C
7
(figure 2) is not noticeably affected by the load in any
mode of operation. For further information regarding
mains power supply, refer to figures 6 and 7.
TELEFUNKEN Semiconductors
Rev. A1, 29-May-96
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.