W134M
| Model | W134M |
| Description | Direct Rambus Clock Generator |
| PDF file | Total 12 pages (File size: 200K) |
| Chip Manufacturer | CYPRESS |
W134M/W134S
Pin Definitions
Pin Name
REFCLK
PCLKM
No.
2
6
Type
I
I
Description
Reference Clock Input.
Reference clock input, normally supplied by a system frequency
synthesizer (Cypress W133).
Phase Detector Input.
The phase difference between this signal and SYNCLKN is used
to synchronize the Rambus Channel Clock with the system clock. Both PCLKM and
SYNCLKN are provided by the Gear Ratio Logic in the memory controller. If Gear Ratio
Logic is not used, this pin would be connected to Ground.
Phase Detector Input.
The phase difference between this signal and PCLKM is used to
synchronize the Rambus Channel Clock with the system clock. Both PCLKM and
SYNCLKN are provided by the Gear Ratio Logic in the memory controller. If Gear Ratio
Logic is not used, this pin would be connected to Ground.
Clock Output Enable.
When this input is driven to active LOW, it disables the differential
Rambus Channel clocks.
Active LOW Power-down.
When this input is driven to active LOW, it disables the differ-
ential Rambus Channel clocks and places the W134M/W134S in power-down mode.
PLL Multiplier Select.
These inputs select the PLL prescaler and feedback dividers to
determine the multiply ratio for the PLL for the input REFCLK.
MULT0
0
0
1
1
MULT1
0
1
1
0
W134M
PLL/REFCLK
4.5
6
8
5.333
W134S
PLL/REFCLK
4
6
8
5.333
SYNCLKN
7
I
STOPB
PWRDNB
MULT 0:1
11
12
15, 14
I
I
I
CLK, CLKB
S0, S1
20, 18
24, 23
O
I
Complementary Output Clock.
Differential Rambus Channel clock outputs.
Mode Control Input.
These inputs control the operating mode of the W134M/W134S.
S0
0
0
1
1
S1
0
1
0
1
MODE
Normal
Output Enable Test
Bypass
Test
NC
VDDIR
VDDIPD
VDD
GND
19
1
10
3, 9, 16, 22
4, 5, 8, 13, 17,
21
–
No Connect
RefV
Reference for REFCLK.
Voltage reference for input reference clock.
RefV
Reference for Phase Detector.
Voltage reference for phase detector inputs and StopB.
P
G
Power Connection.
Power supply for core logic and output buffers. Connected to 3.3V
supply.
Ground Connection.
Connect all ground pins to the common system ground plane.
W133
W158
W159
W161
W167
CY2210
W134M/W134S
Refclk
PLL
Phase
Align
D
Busclk
Pclk/M
RMC
RAC
Synclk/N
M
Pclk
N
Synclk
4
DLL
Gear
Ratio
Logic
Figure 1. DDLL System Architecture
Document #: 38-07426 Rev. *B
Page 2 of 12
