• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > W137
W137

W137

Model W137
Description Bx Notebook System Frequency Synthesizer
PDF file Total 10 pages (File size: 177K)
Chip Manufacturer CYPRESS
W137
Bx Notebook System Frequency Synthesizer
Features
• Maximized EMI suppression using Cypress’s Spread
Spectrum Technology
• Two copies of CPU output
• Six copies of PCI output (Synchronous w/CPU output)
• One 48-MHz output for USB support
• One selectable 24-/48-MHz output
• Two Buffered copies of 14.318-MHz input reference
signal
• Supports 100-MHz or 66-MHz CPU operation
• Power management control input pins
• Available in 28-pin SSOP (209 mils)
• SS function can be disabled
• See W40S11-02 for 2 SDRAM DIMM support
PCI_F, PCI1:5 Output to Output Skew:........................ 500 ps
PCI_F, PCI1:5 Cycle to Cycle Jitter: ............................ 250 ps
CPU to PCI Output Skew: ............... 1.5–4.0 ns (CPU Leads)
Output Duty Cycle: .................................................... 45/55%
PCI_F, PCI Edge Rate: .............................................. >1 V/ns
CPU_STOP#, OE, SPREAD#, SEL48#, PCI_STOP#,
PWR_DWN# all have a 250-kΩ pull-up resistor.
Table 1. Pin Selectable Frequency
SEL100/66#
0/1
0
1
OE
0
1
1
CPU
HI-Z
66.6 MHz
100 MHz
PCI
HI-Z
33.3
33.3
Spread%
Don’t Care
See
Table 2
See
Table 2
Key Specifications
Supply Voltages: ....................................... V
DDQ3
= 3.3V±5%
V
DDQ2
= 2.5V±5%
CPU0:1 Output to Output Skew: ................................ 175 ps
CPU0:1 Cycle to Cycle Jitter: ..................................... 200 ps
Table 2. Spread Spectrum Feature
SPREAD#
0
1
Spread Profile
–0.5% (down spread)
0% (spread disabled)
Block Diagram
X1
X2
CPU_STOP#
Pin Configuration
2
REF0:1
XTAL
OSC
STOP
Clock
Logic
4
CPU0:3
2
SPREAD#
SEL0
SEL1
SEL133/100#
÷2
CPUdiv2_0:1
PLL 1
÷2/÷1.5
STOP
Clock
Logic
4
3V66_0:3
GND
X1
X2
PCI_F
PCI1
PCI2
GND
VDDQ3
PCI3
PCI4
PCI5
VDDQ3
48MHz
24/48MHz/OE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VDDQ3
REF0/SEL48#
REF1/SPREAD#
VDDQ2
CPU0
CPU1
GND
GND
PCI_STOP#
VDDQ3
CPU_STOP#
PWR_DWN#
SEL100/66#
GND
1
PCI_F
STOP
Clock
Logic
7
PCI1:7
PWRDWN#
PCI_STOP#
÷2
Power
Down
Logic
3
÷2
IOAPIC0:2
Three-state
Logic
PLL2
1
48MHz
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134 •
408-943-2600
October 12, 1999, rev. **
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.