X1205V8
| Model | X1205V8 |
| Description | Real Time Clock/Calendar |
| PDF file | Total 22 pages (File size: 408K) |
| Chip Manufacturer | XICOR |
X1205 – Preliminary Information
Following the Slave Byte is a two byte word address.
The word address is either supplied by the master
device or obtained from an internal counter. On power
up the internal address counter is set to address 0H,
so a current address read of the CCR array starts at
address 0. When required, as part of a random read,
the master must supply the 2 Word Address Bytes as
shown in Figure 6.
In a random read operation, the slave byte in the
“dummy write” portion must match the slave byte in the
“read” section. For a random read of the Clock/Control
Registers, the slave byte must be 1101111x in both
places.
Figure 6. Slave Address, Word Address, and Data Bytes
1
1
0
1
1
1
1
R/W
IN
A
0
0
0
A2
A1
A0
D2
D1
D0
Word
Address 1
00000000
A
C
K
A
C
K
Word
Address 0
0
0
0
0
0
A7
A6
A5
A4
A3
M
D3
D7
D6
D5
D4
Write Operations
EL
I
S
t
a
r
t
Figure 7. Byte Write Sequence
Signals from
the Master
S
t
o
p
PR
Byte Write
For a write operation, the device requires the Slave
Address Byte and the Word Address Bytes. This gives
the master access to any one of the words in the CCR.
(Note: Prior to writing to the CCR, the master must
write a 02h, then 06h to the status register in two pre-
ceding operations to enable the write operation. See
“Writing to the Clock/Control Registers.” Upon receipt
of each address byte, the X1205 responds with an
acknowledge. After receiving both address bytes the
X1205 awaits the eight bits of data. After receiving the
8 data bits, the X1205 again responds with an
acknowledge. The master then terminates the transfer
by generating a stop condition. The X1205 then begins
an internal write cycle of the data to the nonvolatile
memory. During the internal write cycle, the device
inputs are disabled, so the device will not respond to
any requests from the master. The SDA output is at high
impedance. See Figure 7.
Slave
Address
110 1 1 110
R
Byte 1
Byte 2
Byte 3
A
C
K
Slave Address Byte
Byte 0
Word Address 1
Word Address 0
Data Byte
SDA Bus
Signals From
The Slave
Y
Data
A
C
K
REV 1.0.9 8/29/02
www.xicor.com
Characteristics subject to change without notice.
9 of 22
Related PDFs
| Model | Description | Manufacturer | Operation |
|---|---|---|---|
 X1205V8
|
2-Wire RTC Real Time Clock/Calendar | INTERSIL | Preview |
|
X1205V8I
|
2-Wire RTC Real Time Clock/Calendar | INTERSIL | Preview |
|
X1205V8I
|
Real Time Clock/Calendar | XICOR | Preview |
|
X1205V8IT1
|
2-Wire RTC Real Time Clock/Calendar | INTERSIL | Preview |
|
X1205V8IZ
|
2-Wire RTC Real Time Clock/Calendar | INTERSIL | Preview |
|
X1205V8IZT1
|
2-Wire RTC Real Time Clock/Calendar | INTERSIL | Preview |
|
X1205V8T1
|
2-Wire RTC Real Time Clock/Calendar | INTERSIL | Preview |
|
X1205V8Z
|
2-Wire RTC Real Time Clock/Calendar | INTERSIL | Preview |
|
X1205V8ZT1
|
2-Wire RTC Real Time Clock/Calendar | INTERSIL | Preview |
