X1205V8I
| Model | X1205V8I |
| Description | Real Time Clock/Calendar |
| PDF file | Total 22 pages (File size: 408K) |
| Chip Manufacturer | XICOR |
X1205 – Preliminary Information
– Setting the Enable Month Bit (EMOn*) bit in combi-
nation with other enable bits and a specific alarm
time, the user can establish an alarm that triggers at
the same time once a year.
*n = 0 for Alarm 0: N = 1 for Alarm 1
When there is a match, an alarm flag is set. The occur-
rence of an alarm can be determined by polling the
AL0 and AL1 bits or by enabling the IRQ output, using
it as hardware flag.
The alarm enable bits are located in the MSB of the
particular register. When all enable bits are set to ‘0’,
there are no alarms.
Table 1. Clock/Control Memory Map
Addr.
Type
Reg
Name
Bit
7
6
5
4
3
– The user can set the X1205 to alarm every Wednes-
day at 8:00 AM by setting the EDWn*, the EHRn*
and EMNn* enable bits to ‘1’ and setting the DWAn*,
HRAn* and MNAn* Alarm registers to 8:00AM
Wednesday.
– A daily alarm for 9:30PM results when the EHRn*
and EMNn* enable bits are set to ‘1’ and the HRAn*
and MNAn* registers are set to 9:30PM.
*n = 0 for Alarm 0: N = 1 for Alarm 1
R
2
1
0
Y
Range
003F
0037
0036
0035
0034
0033
0032
0031
0030
0013
0012
0011
0010
000F
000E
000D
000C
000B
000A
0009
0008
0007
0006
0005
0004
0003
0002
0001
0000
Status
RTC (SRAM)
SR
Y2K
DW
YR
MO
DT
HR
MN
SC
BAT
0
0
Y23
0
0
MIL
0
0
0
AL1
0
0
Y22
0
0
0
M22
S22
0
0
AL0
Y2K21
0
Y21
0
D21
H21
S21
0
IN
A
0
0
RWEL
0
DY2
Y12
G12
D12
H12
M12
S12
DTR2
ATR2
X
0
0
DY2
WEL
0
DY1
Y11
G11
D11
H11
M11
S11
DTR1
ATR1
X
0
0
DY1
A1G11
A1D11
A1H11
A1M11
A1S11
0
DY1
A0G11
A0D11
A0H11
A0M11
A0S11
RTCF
Y2K10
DY0
Y10
G10
D10
H10
M10
S10
DTR0
ATR0
X
0
A1Y2K10
DY0
A1G10
A1D10
A1H10
A1M10
A1S10
A0Y2K10
DY0
A0G10
A0D10
A0H10
A0M10
A0S10
0-6
1-12
1-31
0-23
0-59
0-59
19/20
0-6
1-12
1-31
0-23
0-59
0-59
0-6
0-99
1-12
1-31
0-23
0-59
0-59
01h
20h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
20h
00h
00h
00h
00h
00h
00h
20h
00h
00h
00h
00h
00h
00h
4 of 22
Y2K20
0
Y20
Y2K13
0
Y13
G20
G13
M
D20
H20
S20
0
D13
H13
M13
S13
0
ATR3
0
0
0
A1G13
A1D13
A1H13
A1M13
A1S13
0
A0G13
A0D13
A0H13
A0M13
A0S13
M21
M20
Control
(NONVOLATILE)
DTR
ATR
INT
0
EL
I
0
ATR5
AL0E
0
ATR4
0
0
0
A1G20
A1D20
A1H20
A1M20
A1S20
0
A0G20
A0D20
A0H20
A0M20
A0S20
IM
0
0
AL1E
0
0
(NONVOLATILE)
DWA1
PR
Alarm1
Y2K1
A1Y2K21 A1Y2K20 A1Y2K13
0
0
A1D21
A1H21
A1M21
A1S21
0
0
A0D21
A0H21
A0M21
A0S21
EDW1
EMO1
EDT1
EHR1
ESC1
0
0
0
0
0
A1M22
A1S22
0
0
0
0
0
A0M22
A0S22
YRA1
DTA1
Unused – Default = RTC Year value – Future expansion
A1G12
A1D12
A1H12
A1M12
A1S12
0
DY2
A0G12
A0D12
A0H12
A0M12
A0S12
MOA1
HRA1
SCA1
MNA1
Alarm0
Y2K0
YRA0
MOA0
DTA0
HRA0
MNA0
SCA0
EMN1
A0Y2K21 A0Y2K20 A0Y2K13
(NONVOLATILE)
DWA0
EDW0
EMO0
EDT0
EHR0
EMN0
ESC0
Unused – Default = RTC Year value – Future expansion
REV 1.0.9 8/29/02
www.xicor.com
Characteristics subject to change without notice.
Default
Related PDFs
| Model | Description | Manufacturer | Operation |
|---|---|---|---|
 X1205V8I
|
2-Wire RTC Real Time Clock/Calendar | INTERSIL | Preview |
|
X1205V8IT1
|
2-Wire RTC Real Time Clock/Calendar | INTERSIL | Preview |
|
X1205V8IZ
|
2-Wire RTC Real Time Clock/Calendar | INTERSIL | Preview |
|
X1205V8IZT1
|
2-Wire RTC Real Time Clock/Calendar | INTERSIL | Preview |
