• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > X1226S8
X1226S8

X1226S8

Model X1226S8
Description Real Time Clock/Calendar with EEPROM
PDF file Total 24 pages (File size: 421K)
Chip Manufacturer XICOR
X1226
Figure 6. Slave Address, Word Address, and Data Bytes (64 Byte pages)
Device Identifier
Array
CCR
1
1
0
1
1
0
0
1
1
1
1
R/W
Slave Address Byte
Byte 0
Word Address 1
0
0
0
0
0
0
0
A8
Byte 1
A7
A6
A5
A4
A3
A2
A1
A0
Word Address 0
Byte 2
D7
D6
D5
D4
D3
D2
D1
D0
Data Byte
Byte 3
Write Operations
Byte Write
For a write operation, the device requires the Slave
Address Byte and the Word Address Bytes. This gives
the master access to any one of the words in the array
or CCR. (Note: Prior to writing to the CCR, the master
must write a 02h, then 06h to the status register in two
preceding operations to enable the write operation.
See “Writing to the Clock/Control Registers.” Upon
Figure 7. Byte Write Sequence
Signals from
the Master
S
t
a
r
t
1
receipt of each address byte, the X1226 responds with
an acknowledge. After receiving both address bytes
the X1226 awaits the eight bits of data. After receiving
the 8 data bits, the X1226 again responds with an
acknowledge. The master then terminates the transfer
by generating a stop condition. The X1226 then begins
an internal write cycle of the data to the nonvolatile
memory. During the internal write cycle, the device
inputs are disabled, so the device will not respond to
any requests from the master. The SDA output is at high
impedance. See Figure 7.
Slave
Address
1 110
A
C
K
Word
Address 1
0000000
A
C
K
Word
Address 0
Data
S
t
o
p
SDA Bus
Signals From
The Slave
A
C
K
A
C
K
Figure 8. Writing
30
bytes to a
64-byte
memory page starting at address
40.
7 Bytes
23 Bytes
Address
=6
Address Pointer
Ends Here
Addr = 7
Address
40
Address
63
REV 1.1.24 1/13/03
www.xicor.com
Characteristics subject to change without notice.
10 of 24
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.