Home > Data Sheet > X1288V14

X1288V14

Model	X1288V14
Description	2-Wire RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM
PDF file	Total 31 pages (File size: 559K)
Chip Manufacturer	XICOR

Download (559K)

Preliminary Information

frequency. For example, a >20ppm frequency deviation

translates into an accuracy of >1 minute per month.

these parameters are available from the crystal

manufacturer. Xicor’s RTC family provides on-chip crystal

compensation networks to adjust load-capacitance to

tune oscillator frequency from +116 ppm to –37 ppm

when using a 12.5 pF load crystal. For more detail

information see the Application section.

CLOCK/CONTROL REGISTERS (CCR)

The Control/Clock Registers are located in an area

separate from the EEPROM array and are only

accessible following a slave byte of “1101111x” and

reads or writes to addresses [0000h:003Fh]. The

clock/control memory map has memory addresses

from 0000h to 003Fh. The deﬁned addresses are

described in the Table 1. Writing to and reading from

the undeﬁned addresses are not recommended.

CCR Access

The contents of the CCR can be modiﬁed by perform-

ing a byte or a page write operation directly to any

address in the CCR. Prior to writing to the CCR

(except the status register), however, the WEL and

RWEL bits must be set using a two step process (See

section “Writing to the Clock/Control Registers.”)

The CCR is divided into 5 sections. These are:

Alarm 0 (8 bytes; non-volatile)

Alarm 1 (8 bytes; non-volatile)

Control (4 bytes; non-volatile)

Real Time Clock (8 bytes; volatile)

Status (1 byte; volatile)

X1288

Each register is read and written through buffers. The

non-volatile portion (or the counter portion of the RTC) is

updated only if RWEL is set and only after a valid write

operation and stop bit. A sequential read or page write

operation provides access to the contents of only one

section of the CCR per operation. Access to another sec-

tion requires a new operation. Continued reads or writes,

once reaching the end of a section, will wrap around to

the start of the section. A read or write can begin at any

address in the CCR.

It is not necessary to set the RWEL bit prior to writing

the status register. Section 5 supports a single byte

read or write only. Continued reads or writes from this

section terminates the operation.

The state of the CCR can be read by performing a ran-

dom read at any address in the CCR at any time. This

returns the contents of that register location. Addi-

tional registers are read by performing a sequential

read. The read instruction latches all Clock registers

into a buffer, so an update of the clock does not

change the time being read. A sequential read of the

CCR will not result in the output of data from the mem-

ory array. At the end of a read, the master supplies a

stop condition to end the operation and free the bus.

After a read of the CCR, the address remains at the

previous address +1 so the user can execute a current

address read of the CCR and continue reading the

next Register.

Table 1. Clock/Control Memory Map

Bit

Addr.

003F

0037

0036

0035

0034

0033

0032

0031

0030

0013

0012

0011

0010

Control

(EEPROM)

Type

Status

RTC

(SRAM)

Reg

Name

SSEC

DTR

ATR

INT

BAT

SS23

Y23

MIL

BP2

AL1

SS22

Y22

M22

S22

AL1E

BP1

AL0

SS21

Y21

D21

H21

M21

S21

ATR5

AL0E

BP0

SS20

Y20

G20

D20

H20

M20

S20

ATR4

FO1

WD1

SS13

Y13

G13

D13

H13

M13

S13

ATR3

FO0

WD0

RWEL

SS12

DY2

Y12

G12

D12

H12

M12

S12

WEL

SS11

DY1

Y11

G11

D11

H11

M11

S11

(optional)

Range

0-99

0-6

0-99

1-12

1-31

0-23

0-59

RTCF

SS10

DY0

Y10

G10

D10

H10

M10

S10

01h

xxh

00h

18h

12 of 31

DTR2

DTR1

DTR0

ATR2

ATR1

ATR0

Read Only Read Only Read Only

REV 1.1.30 3/24/04

www.xicor.com

Default

prev next

Related PDFs

Model	Description	Manufacturer	Operation
X1288V14-2.7	2-Wire RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM	XICOR	Preview
X1288V14-2.7A	2-Wire RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM	XICOR	Preview
X1288V14-4.5A	2-Wire RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM	XICOR	Preview
X1288V14I	2-Wire RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM	XICOR	Preview
X1288V14I-2.7	2-Wire RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM	XICOR	Preview
X1288V14I-2.7A	2-Wire RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM	XICOR	Preview
X1288V14I-4.5A	2-Wire RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM	XICOR	Preview