W196
| Model | W196 |
| Description | Spread Spectrum FTG for 440BX and VIA Apollo Pro-133 |
| PDF file | Total 11 pages (File size: 141K) |
| Chip Manufacturer | CYPRESS |
PRELIMINARY
W196
Spread Spectrum FTG for 440BX and VIA Apollo Pro-133
Features
• Maximized EMI suppression using Cypress’s Spread
Spectrum Technology
• System frequency synthesizer for 440BX, 440ZX, and
VIA Apollo Pro-133
• I
2
C programmable to 155 MHz (32 selectable
frequencies)
• Two skew-controlled copies of CPU output
• Seven copies of PCI output (synchronous w/CPU out-
put)
• One copy of 14.31818-MHz IOAPIC output
• One copy of 48-MHz USB output
• Selectable 24-/48-MHz clock is determined by resistor
straps on power up
• One high-drive output buffer that produces a copy of
the 14.318-MHz reference
• Isolated core VDD pin for noise reduction
CPU Cycle to Cycle Jitter: .......................................... 250 ps
CPU, PCI Output Edge Rate:
......................................... ≥1
V/ns
CPU0:1 Output Skew: ................................................ 175 ps
PCI_F, PCI1:6 Output Skew: .......................................500 ps
CPU to PCI Skew: ........................ 1.5 to 4.0 ns (CPU Leads)
REF2X/SEL48#, SCLOCK, SDATA: ............... 250-kΩ pull-up
FS1: ............................................................250-kΩ pull-down
FS0: ...................................................No pull-up or pull-down
Note:
Internal pull-up or pull-down resistors should not be re-
lied upon for setting I/O pins HIGH or LOW.
Table 1. Pin Selectable Frequency
FS1
1
1
0
0
FS0
1
0
1
0
CPU(0:1)
133.3 MHz
105 MHz
100 MHz
66.8 MHz
PCI
33.3 MHz
35 MHz
33.3 MHz
33.3 MHz
Key Specifications
Supply Voltages: ....................................... V
DDQ3
= 3.3V±5%
V
DDQ2
= 2.5V±5%
Block Diagram
VDDQ3
REF2X/SEL48#
GND
X1
X2
XTAL
OSC
PLL Ref Freq
VDDQ3
IOAPIC
Pin Configuration
VDDQ2
CPU0
CPU1
GND
FS1
FS0
PLL 1
÷2/÷3
VDDQ3
PCI_F
PCI1
PCI2
PCI3
PCI4
X1
X2
GND
PCI_F
PCI1
PCI2
PCI3
PCI4
VDDQ3
PCI5
PCI6
VDDQ3
48MHz
24_48MHz/FS1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
GND
REF2X/SEL48#
VDDQ3
VDDQ2
IOAPIC
VDDQ2
CPU0
CPU1
VDDQ3
GND
SDATA
SCLOCK
FS0
GND
SDATA
SCLOCK
I
2
C
LOGIC
PCI5
PCI6
GND
VDDQ3
PLL2
48MHz
24_48MHz/FS1
GND
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134 •
408-943-2600
October 28, 1999, rev. **
