X1228V14-4.5A
| Model | X1228V14-4.5A |
| Description | Real Time Clock/Calendar/CPU Supervisor with EEPROM |
| PDF file | Total 31 pages (File size: 569K) |
| Chip Manufacturer | XICOR |
X1228
Random Read
Random read operations allows the master to access
any location in the X1228. Prior to issuing the Slave
Address Byte with the R/W bit set to zero, the master
must first perform a “dummy” write operation.
The master issues the start condition and the slave
address byte, receives an acknowledge, then issues
the word address bytes. After acknowledging receipt of
each word address byte, the master immediately
issues another start condition and the slave address
byte with the R/W bit set to one. This is followed by an
acknowledge from the device and then by the eight bit
data word. The master terminates the read operation
by not responding with an acknowledge and then issu-
ing a stop condition. Refer to Figure 16 for the address,
acknowledge, and data transfer sequence.
In a similar operation called “Set Current Address,” the
device sets the address if a stop is issued instead of
the second start shown in Figure 16. The X1228 then
goes into standby mode after the stop and all bus
activity will be ignored until a start is detected. This
operation loads the new address into the address
counter. The next Current Address Read operation will
Figure 16. Random Address Read Sequence
Signals from
the Master
S
t
a
r
t
1
Slave
Address
S
t
a
r
t
1
A
C
K
A
C
K
S
t
o
p
read from the newly loaded address. This operation
could be useful if the master knows the next address it
needs to read, but is not ready for the data.
Sequential Read
Sequential reads can be initiated as either a current
address read or random address read. The first data
byte is transmitted as with the other modes; however,
the master now responds with an acknowledge, indi-
cating it requires additional data. The device continues
to output data for each acknowledge received. The mas-
ter terminates the read operation by not responding with
an acknowledge and then issuing a stop condition.
The data output is sequential, with the data from
address n followed by the data from address n + 1. The
address counter for read operations increments
through all page and column addresses, allowing the
entire memory contents to be serially read during one
operation. At the end of the address space the counter
“rolls over” to the start of the address space and the
X1228 continues to output data for each acknowledge
received. Refer to Figure 17 for the acknowledge and
data transfer sequence.
Word
Address 1
Word
Address 0
Slave
Address
SDA Bus
Signals from
the Slave
1 110
A
C
K
0000000
1 1 11
A
C
K
Data
Figure 17. Sequential Read Sequence
Slave
Address
A
C
K
A
C
K
A
C
K
S
t
o
p
Signals from
the Master
SDA Bus
Signals from
the Slave
1
A
C
K
Data
(1)
Data
(2)
Data
(n-1)
Data
(n)
(n is any integer greater than 1)
REV 1.3 3/24/04
www.xicor.com
Characteristics subject to change without notice.
23 of 31
Related PDFs
| Model | Description | Manufacturer | Operation |
|---|---|---|---|
 X1228V14-4.5A
|
Real Time Clock/Calendar/CPU Supervisor with EEPROM | INTERSIL | Preview |
