• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > W19B320STB9G
W19B320STB9G

W19B320STB9G

Model W19B320STB9G
Description Flash, 2MX16, 90ns, PBGA48, TFBGA-48
PDF file Total 52 pages (File size: 2M)
Chip Manufacturer WINBOND
W19B(L)320ST/B
8.3 DC Characteristics
8.3.1
CMOS Compatible
PARAMETER
Input Load Current
A9 Input Load Current
#RESET Input Load Current
Output Leakage Current
SYM.
I
LI
I
LIT
I
LR
I
LO
TEST CONDITIONS
V
IN
=V
SS
to V
DD
, V
DD
= V
DD
(Max.)
V
DD
= V
DD
(Max.), A9 = 12.5 V
V
DD
= V
DD
(Max.), #RESET = 12.5 V
V
OUT
=V
SS
to V
DD
, V
DD
=V
DD
(Max.)
LIMITS
MIN.
-
-
-
-
-
TYP.
-
-
-
-
10
2
10
2
-
-
-
-
-0.5
0.7 x
V
DD
8.5
8.5
-
0.85 x
V
DD
V
DD-
0.4
MAX.
±3.0
35
35
±1.0
16
4
16
4
45
5
5
5
0.8
V
DD
+0.3
9.5
12.5
0.45
-
-
UNIT
µA
µA
µA
µA
mA
mA
mA
mA
mA
µA
µA
µA
V
V
V
V
V
V
#CE
= V
IL,
#OE
= V
IH
V
DD
Active Read Current (Note 1, 2)
I
CC1
Byte Mode
5 MHz
1 MHz
5 MHz
1 MHz
#CE
= V
IL
,
#OE
= V
IH
Word Mode
V
DD
Active Write Current (Note 2, 3)
V
DD
Standby Current (Note 2)
V
DD
Reset Current (Note 2)
I
CC2
#CE
= V
IL,
#OE
= V
IH,
#WE
= V
IL
I
CC3
#CE, #RESET
= V
DD
±0.3V
I
CC4
#RESET
= V
SS
±0.3V
I
CC5
V
IH
= V
DD
±0.3V,
V
IL
= V
SS
±
0.3V
V
IL
V
IH
V
HH
V
ID
V
OL
-
-
V
DD
= 3.0V
±10%
(W19B320S) or
V
DD
= 3.3V
±10%
(W19L320S)
V
DD
= 3.0V
±10%
(W19B320S) or
V
DD
= 3.3V
±10%
(W19L320S)
I
OL
= 4.0 mA, V
DD
= V
DD
(Min.)
15
0.2
0.2
0.2
-
-
-
-
-
-
-
Automatic Sleep Mode Current
(note 2, 4)
Input Low Voltage
Input High Voltage
Voltage for Autoselect and Temporary
Sector protect/ Unprotect and Program
Acceleration
Voltage for Autoselect and Temporary
Sector Unprotected
Output Low Voltage
V
OH1
I
OH
= -2.0 mA, V
DD
= V
DD
(Min.)
Output High Voltage
V
OH2
I
OH
= -100
µA,
V
DD
= V
DD
(Min.)
Notes:
1.
2.
3.
4.
The I
CC
current listed is typically less than 2 mA/MHz, with #OE at V
IH
.
Maximum I
CC
specifications are tested with V
DD
= V
DD
max.
I
CC
active while Embedded Erase or Embedded Program is in progress.
Automatic sleep mode enables the low power mode when addresses remain stable for t
ACC
+ 30 nS. Typical sleep mode
current is 200 nA.
- 37 -
Publication Release Date: March 23, 2004
Revision A2
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.