G1-233P-85-1.8
| Model | G1-233P-85-1.8 |
| Description | Processor Series Low Power Integrated x86 Solution |
| PDF file | Total 247 pages (File size: 4M) |
| Chip Manufacturer | NSC |
Geode™ GX1 Processor Series
Integrated Functions
(Continued)
4.6.4 Virtual VGA Register Descriptions
This section describes the registers contained in the graph-
ics pipeline used for VGA emulation. The graphics pipeline
maps 200h locations starting at GX_BASE+8100h. Refer
to Section 4.1.2 “Control Registers” on page 99 for instruc-
tions on accessing these registers.
The registers are summarized in Table 4-38, followed by
detailed bit formats in Table 4-39.
Table 4-38. Virtual VGA Register Summary
GX_BASE+
Memory Offset
8140h-8143h
Type
R/W
Name/Function
GP_VGA_WRITE
Graphics Pipeline VGA Write Patch Control register: Controls the VGA memory
write path in the graphics pipeline.
8144h-8147h
R/W
GP_VGA_READ
Graphics Pipeline VGA Read Patch Control register: Controls the VGA memory
read path in the graphics pipeline.
8210h-8213h
R/W
GP_VGA_BASE VGA
Graphics Pipeline VGA Memory Base Address register: Specifies the offset of the
VGA memory, starting from the base of graphics memory.
8214h-8217h
R/W
GP_VGA_LATCH
Graphics Pipeline VGA Display Latch register : Provides a memory mapped way
to read or write the VGA display latch.
xxxxxxxxh
xxxxxxxxh
00000000h
Default Value
xxxxxxxxh
Revision 1.0
165
www.national.com
