G1-266B-85-1.8
| Model | G1-266B-85-1.8 |
| Description | Processor Series Low Power Integrated x86 Solution |
| PDF file | Total 247 pages (File size: 4M) |
| Chip Manufacturer | NSC |
Geode™ GX1 Processor Series
Integrated Functions
(Continued)
4.7.8 PCI Cycles
The following sections and diagrams provide the functional
relationships for PCI cycles.
4.7.8.1 PCI Read Transaction
A PCI read transaction consists of an address phase and
one or more data phases. Data phases may consist of wait
cycles and a data transfer. Figure 4-18 illustrates a PCI
read transaction. In this example, there are three data
phases.
The address phase begins on clock 2 when FRAME# is
asserted. During the address phase, AD[31:0] contains a
valid address and C/BE[3:0]# contains a valid bus com-
mand. The first data phase begins on clock 3. During the
data phase, AD[31:0] contains data and C/BE[3:0]# indi-
cate which byte lanes of AD[31:0] carry valid data. The first
data phase completes with zero delay cycles. However, the
second phase is delayed one cycle because the target was
not ready so it deasserted TRDY# on clock 5. The last data
phase is delayed one cycle because the master deas-
serted IRDY# on clock 7.
For additional information refer to Chapter 3.3.1, Read
Transaction, of the PCI Local Bus Specification, Revision
2.1.
CLK
FRAME#
AD
ADDR
DATA-1
DATA TRANSFER
DATA-2
DATA TRANSFER
DATA-3
DATA TRANSFER
DATA
PHASE
C/BE#
BUS CMD
WAIT
BE#s
WAIT
IRDY#
TRDY#
DEVSEL#
ADDR
PHASE
DATA
PHASE
DATA
PHASE
BUS TRANSACTION
Figure 4-18. Basic Read Operation
www.national.com
174
WAIT
Revision 1.0
