G1-266B-85-1.8
| Model | G1-266B-85-1.8 |
| Description | Processor Series Low Power Integrated x86 Solution |
| PDF file | Total 247 pages (File size: 4M) |
| Chip Manufacturer | NSC |
Geode™ GX1 Processor Series
Processor Programming
(Continued)
Table 3-38. FPU Registers
Bit
Name
Description
FPU Tag Word Register (R/W)
1
15:14
13:12
11:10
9:8
7:6
5:4
3:2
1:0
TAG7
TAG6
TAG5
TAG4
TAG3
TAG2
TAG1
TAG0
TAG7:
00 = Valid; 01 = Zero; 10 = Special; 11 = Empty.
TAG6:
00 = Valid; 01 = Zero; 10 = Special; 11 = Empty.
TAG5:
00 = Valid; 01 = Zero; 10 = Special; 11 = Empty.
TAG4:
00 = Valid; 01 = Zero; 10 = Special; 11 = Empty.
TAG3:
00 = Valid; 01 = Zero; 10 = Special; 11 = Empty.
TAG2:
00 = Valid; 01 = Zero; 10 = Special; 11 = Empty.
TAG1:
00 = Valid; 01 = Zero; 10 = Special; 11 = Empty.
TAG0:
00 = Valid; 01 = Zero; 10 = Special; 11 = Empty.
FPU Status Register (R/W)
15
14
13:11
10:8
7
6
5
4
3
2
1
0
B
C3
S
C[2:0]
ES
SF
P
U
O
Z
D
I
Copy of ES bit
(bit 7 this register)
Condition code bit 3
Top-of-Stack:
Register number that points to the current TOS.
Condition code bits [2:0]
Error indicator:
Set to 1 if unmasked exception detected.
Stack Full:
FPU Status Register: or invalid register operation bit.
Precision error exception bit
Underflow error exception bit
Overflow error exception bit
Divide-by-zero exception bit
Denormalized-operand error exception bit
Invalid operation exception bit
FPU Mode Control Register (R/W)
15:12
11:10
RSVD
RC
Reserved:
Set to 0
Rounding control bits:
00 = Round to nearest or even
01 = Round towards minus infinity
10 = Round towards plus infinity
11 = Truncate
Precision control bits:
00 = 24-bit mantissa
01 = Reserved
10 = 53-bit mantissa
11 = 64-bit mantissa
Reserved:
Set to 0
Precision error exception bit
Underflow error exception bit
Overflow error exception bit
Divide-by-zero exception bit
Denormalized-operand error exception bit
Invalid-operation exception bit
9:8
PC
7:6
5
4
3
2
1
0
1.
RSVD
P
U
O
Z
D
I
R/W only through the environment store and restore commands.
Revision 1.0
95
www.national.com
