G1-300B-85-2.0
| Model | G1-300B-85-2.0 |
| Description | Processor Series Low Power Integrated x86 Solution |
| PDF file | Total 247 pages (File size: 4M) |
| Chip Manufacturer | NSC |
Geode™ GX1 Processor Series
Integrated Functions
(Continued)
4.5.9 Memory Organization Registers
The GX1 processor utilizes a graphics memory aperture
that is up to 4 MB in size. The base address of the graph-
ics memory aperture is stored in the DRAM controller
Graphics Base Address register (see GBADD of
MC_GBASE_ADD register, Table 4-15 on Page 116 ).
The graphics memory is made up of the normal uncom-
pressed frame buffer, compressed display buffer, and cur-
sor buffer. Each buffer begins at a programmable offset
within the graphics memory aperture.
The various memory buffers are arranged so as to effi-
ciently pack the data within the graphics memory aper-
ture. The arrangement is programmable to efficiently
accommodate different display modes. The cursor buffer
is a linear block so addressing is straightforward. The
frame buffer and compressed display buffer are arranged
based upon scan lines. Each scan line has a maximum
number of valid or active DWORDs, and a delta, which
when added to the previous line offset, points to the next
line. In this way, the buffers may either be stored as linear
blocks, or as logical blocks as desired.
The Memory Organization registers group consists of six
32-bit registers located at GX_BASE+8310h-8328h.
These registers are summarized in Table 4-28 on page
Table 4-30. Display Controller Memory Organization Registers
Bit
Name
Description
DC_FB_ST_OFFSET Register (R/W) (Locked)
Reserved:
Set to 0.
Frame Buffer Start Offset:
This value represents the byte offset from the Graphics Base Address reg-
ister (see GBADD of MC_GBASE_ADD register in Table 4-15 on Page 116) of the starting location of
the displayed frame buffer. This value may be changed to achieve panning across a virtual desktop or
to allow multiple buffering.
When this register is programmed to a nonzero value, the compression logic should be disabled. The
memory address defined by bits [21:4] will take effect at the start of the next frame scan. The pixel off-
set defined by bits [3:0] will take effect immediately (in general, it should only change during vertical
blanking).
GX_BASE+8314h-8317h
31:22
21:0
RSVD
CB_START
_OFFSET
DC_CB_ST_OFFSET Register (R/W) (Locked)
Reserved:
Set to 0.
Compressed Display Buffer Start Offset:
This value represents the byte offset from the Graphics
Base Address register (see GBADD of MC_GBASE_ADD register in Table 4-15 on Page 116) of the
starting location of the compressed display buffer. Bits [3:0] must be programmed to zero so that the
start offset is aligned to a 16-byte boundary. This value should change only when a new display mode
is set due to a change in size of the frame buffer.
DC_CUR_ST_OFFSET Register (R/W) (Locked)
Reserved:
Set to 0.
Cursor Start Offset:
This register contains the byte offset from the Graphics Base Address register
(see GBADD of MC_GBASE_ADD register in Table 4-15 on Page 116) of the starting location of the
cursor display pattern. Bits [1:0] should always be programmed to zero so that the start offset is
DWORD aligned. The cursor data will be stored as a linear block of data.
Reserved Default Value = 00000000h
DC_VID_ST_OFFSET Register (R/W) (Locked)
Reserved:
Set to 0.
Video Buffer Start Offset Value:
This register contains the byte offset from the Graphics Base
Address register (see GBADD of MC_GBASE_ADD register in Table 4-15 on Page 116) of the starting
location of the Video Buffer Start. Bits [3:0] must be programmed as zero so that the start offset is
aligned to a 16 byte boundary.
Default Value = xxxxxxxxh
Default Value = xxxxxxxxh
Default Value = xxxxxxxxh
Default Value = xxxxxxxxh
GX_BASE+8310h-8313h
31:22
21:0
RSVD
FB_START
_OFFSET
GX_BASE+8318h-831Bh
31:22
21:0
RSVD
CUR_START
_OFFSET
GX_BASE+831Ch-831Fh
GX_BASE+8320h-8323h
31:22
21:0
RSVD
VID_START
_OFFSET
www.national.com
148
Revision 1.0
