• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > G1-300P-85-2.0
G1-300P-85-2.0

G1-300P-85-2.0

Model G1-300P-85-2.0
Description Processor Series Low Power Integrated x86 Solution
PDF file Total 247 pages (File size: 4M)
Chip Manufacturer NSC
Geode™ GX1 Processor Series
Integrated Functions
(Continued)
4.5.11 Cursor Position and Miscellaneous Registers
The Cursor Position registers contain pixel coordinate
information for the cursor. These values are not latched by
the timing generator until the start of the frame to avoid
tearing artifacts when moving the cursor.
The Cursor Position group consists of two 32-bit registers
located at GX_BASE+8350h and GX_BASE+8358h.
These registers are summarized in Table 4-28 on page
Table 4-32. Display Controller Cursor Position Registers
Bit
Name
Description
DC_CURSOR_X Register (R/W)
Reserved:
Set to 0.
X Offset:
The X pixel offset within the 32x32 cursor pattern at which the displayed portion of the cur-
sor is to begin. Normally, this value is set to zero to display the entire cursor pattern, but for cursors for
which the "hot spot" is not at the left edge of the pattern, it may be necessary to display the rightmost
pixels of the cursor only as the cursor moves close to the left edge of the display.
Cursor X:
The X coordinate of the pixel at which the upper left corner of the cursor is to be displayed.
This value is referenced to the screen origin (0,0) which is the pixel in the upper left corner of the
screen.
DC_V_LINE_CNT Register (RO)
Reserved (Read Only)
Vertical Line Count (Read Only):
This value is the current scanline of the display.
Default Value = xxxxxxxxh
Default Value = xxxxxxxxh
GX_BASE+8350h-8353h
31:16
15:11
RSVD
X_OFFSET
10:0
CURSOR_X
GX_BASE+8354h-8357h
31:11
10:0
Note:
RSVD
V_LINE_CNT
(RO)
The value in this register is driven directly off of the DCLK, and is not synchronized with the CPU clock. Software should
read this register twice and compare the two results to ensure that the value is not in transition.
DC_CURSOR_Y Register (R/W)
Reserved:
Set to 0.
Y Offset:
The Y line offset within the 32x32 cursor pattern at which the displayed portion of the cursor
is to begin. Normally, this value is set to zero to display the entire cursor pattern, but for cursors for
which the "hot spot" is not at the top edge of the pattern, it may be necessary to display the bottom-
most lines of the cursor only as the cursor moves close to the top edge of the display. If this value is
nonzero, the CUR_START_OFFSET must be set to point to the first cursor line to be displayed.
Reserved:
Set to 0.
Cursor Y:
The Y coordinate of the line at which the upper left corner of the cursor is to be displayed.
This value is referenced to the screen origin (0,0) which is the pixel in the upper left corner of the
screen.
This field is alternately used as the line-compare value for a newly-programmed frame buffer start off-
set. This is necessary for VGA programs that change the start offset in the middle of a frame. In order
to use this function, the hardware cursor function should be disabled.
Default Value = xxxxxxxxh
GX_BASE+8358h-835Bh
31:16
15:11
RSVD
Y_OFFSET
10
9:0
RSVD
CURSOR_Y
GX_BASE+835Ch-835Fh
31:11
10:0
Note:
RSVD
SS_LINE
_CMP
DC_SS_LINE_CMP Register (R/W)
Reserved:
Set to 0.
Default Value = xxxxxxxxh
Split-Screen Line Compare:
This is the line count at which the lower screen begins in a VGA split-
screen mode.
When the internal line counter hits this value, the frame buffer address is reset to 0. This function is enabled with the SSLC
bit in the DC_GENERAL_CFG register (see Table 4-29 on page 144).
Revision 1.0
153
www.national.com
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.