• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > U1AFS600-1PQG208
U1AFS600-1PQG208

U1AFS600-1PQG208

Model U1AFS600-1PQG208
Description Field Programmable Gate Array,
PDF file Total 334 pages (File size: 18M)
Chip Manufacturer MICROSEMI
Fusion Family of Mixed Signal FPGAs
Revision
Advance v0.8
(continued)
Changes
The
"ADC Description" section
was updated to include information about the
SAMPLE and BUSY signals and the maximum frequencies for SYSCLK and
ADCCLK.
EQ 2
was updated to add parentheses around the entire expression in the
denominator.
Table 2-46 · Analog Channel Specifications
and
Table 2-47 · ADC Characteristics in
Direct Input Mode
were updated.
The note was removed from
Table 2-55 • Analog Multiplexer Truth Table—AV (x = 0),
AC (x = 1), and AT (x = 3).
Table 2-63 • Internal Temperature Monitor Control Truth Table
is new.
The
"Cold-Sparing Support" section
was updated to add information about cases
where current draw can occur.
Figure 2-104 • Solution 4
was updated.
Table 2-75 • Fusion Standard I/O Standards—OUT_DRIVE Settings
was updated.
The
"GNDA Ground (analog)" section
and
"GNDAQ Ground (analog quiet)" section
were updated to add information about maximum differential voltage.
The
"V
AREF
Analog Reference Voltage" section
and
"VPUMP Programming Supply
Voltage" section
were updated.
The
"V
CCPLA/B
PLL Supply Voltage" section
was updated to include information
about the east and west PLLs.
The V
COMPLF
pin description was deleted.
The
"Axy Analog Input/Output" section
was updated with information about
grounding and floating the pin.
The voltage range in the
"VPUMP Programming Supply Voltage" section
was
updated. The parenthetical reference to "pulled up" was removed from the
statement, "VPUMP
can be left floating or can be tied (pulled up) to any voltage
Page
2-102
2-118,
2-121
2-131
2-132
2-143
2-147
2-153
2-224
2-226
2-225
N/A
2-226
2-225
between 0 V and 3.6 V."
The
"ATRTNx Temperature Monitor Return" section
was updated with information
about grounding and floating the pin.
The following text was deleted from the
"VREF I/O Voltage Reference" section:
(all
digital I/O).
The
"NCAP Negative Capacitor" section
and
"PCAP Positive Capacitor" section
were updated to include information about the type of capacitor that is required to
connect the two.
1 µF was changed to 100 pF in the
"XTAL1 Crystal Oscillator Circuit Input".
The
"Programming" section
was updated to include information about V
CCOSC
.
The VMV pins have now been tied internally with the V
CCI
pins.
The AFS090"108-Pin
QFN" table
was updated.
The AFS090 and AFS250 devices were updated in the
"108-Pin QFN" table.
The AFS250 device was updated in the
"208-Pin PQFP" table.
The AFS600 device was updated in the
"208-Pin PQFP" table.
The AFS090, AFS250, AFS600, and AFS1500 devices were updated in the
"256-Pin
FBGA" table.
The AFS600 and AFS1500 devices were updated in the
"484-Pin FBGA" table.
2-226
2-225
2-228
2-228
2-229
N/A
3-2
3-2
3-8
3-8
3-12
3-20
Revision 2
5- 11
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.