• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > U1AFS600-1PQG208
U1AFS600-1PQG208

U1AFS600-1PQG208

Model U1AFS600-1PQG208
Description Field Programmable Gate Array,
PDF file Total 334 pages (File size: 18M)
Chip Manufacturer MICROSEMI
Device Architecture
Read Operation
Read operations are designed to read data from the FB Array, Page Buffer, Block Buffer, or status
registers. Read operations support a normal read and a read-ahead mode (done by asserting
READNEXT). Also, the timing for Read operations is dependent on the setting of PIPE.
The following diagrams illustrate representative timing for Non-Pipe Mode (Figure
and Pipe Mode
reads of the flash memory block interface.
CLK
REN
ADDR[17:0]
DATAWIDTH[1:0]
BUSY
STATUS[1:0]
RD[31:0]
0
0
S0
D0
S1
D1
S2
D2
S3
D3
0
0
D4
S4
0
A0
A1
A2
A3
A4
Figure 2-38 •
Read Waveform (Non-Pipe Mode, 32-bit access)
CLK
REN
ADDR[17:0]
DATAWIDTH[1:0]
BUSY
STATUS[1:0]
RD[31:0]
0
0
S0
D0
S1
D1
S2
D2
S3
D3
0
0
X
S4
D4
0
A0
A1
A2
A3
A4
Figure 2-39 •
Read Waveform (Pipe Mode, 32-bit access)
2- 50
R e visio n 2
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.