• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > T1022NXE7MQA
T1022NXE7MQA

T1022NXE7MQA

Model T1022NXE7MQA
Description 32-BIT, 1200MHz, RISC PROCESSOR, PBGA780
PDF file Total 197 pages (File size: 1M)
Chip Manufacturer PHILIPS
Electrical characteristics
Table 81. eSDHC AC timing specifications (High Speed/Full Speed)
6
Parameter
Symbol
1
Min
Max
Unit
Notes
1. The symbols used for timing specifications herein follow the pattern of t
(first three letters of functional block)(signal)(state) (reference)(state)
for inputs and
(first three letters of functional block)(reference)(state)(signal)(state)
for outputs. For example, t
FHSKHOV
symbolizes eSDHC
high-speed mode device timing (SHS) clock reference (K) going to the high (H) state, with respect to the output (O) reaching
the invalid state (X) or output hold time. Note that in general, the clock reference symbol is based on five letters representing
the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F
(fall).
2. In full-speed mode, the clock frequency value can be 0-25 MHz for an SD/SDIO card and 0-20 MHz for an MMC card. In
high-speed mode, the clock frequency value can be 0-50 MHz for an SD/SDIO card and 0-52 MHz for an MMC card.
3. To satisfy setup timing, one-way board-routing delay between Host and Card, on SDHC_CLK, SDHC_CMD, and
SDHC_DATx should not exceed 1 ns for any high speed MMC card. For any high speed or default speed mode SD card, the
one way board routing delay between Host and Card, on SDHC_CLK, SDHC_CMD, and SDHC_DATx should not exceed
1.5ns.
4. C
CARD
≤ 10 pF, (1 card), and C
L
= C
BUS
+ C
HOST
+ C
CARD
≤ 40 pF.
5. The parameter values apply to both full-speed and high-speed modes.
6. For recommended operating conditions, see
This figure provides the eSDHC clock input timing diagram.
eSDHC
external clock
VM
VM
VM
t
SCKL
t
SCK
t
SCKR
VM = Midpoint voltage (OV
DD
/2)
t
SCKH
t
SCKF
Figure 44. eSDHC clock input timing diagram
This figure provides the data and command input/output timing diagram.
QorIQ T1042, T1022 Data Sheet, Rev. 2, 06/2015
Freescale Semiconductor, Inc.
115
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.