• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > T1022NXE7MQA
T1022NXE7MQA

T1022NXE7MQA

Model T1022NXE7MQA
Description 32-BIT, 1200MHz, RISC PROCESSOR, PBGA780
PDF file Total 197 pages (File size: 1M)
Chip Manufacturer PHILIPS
Electrical characteristics
The Differential System clock receivers core power supply voltage requirements
(O1V
DD
) are as specified in
The Differential system clock can also be single-ended. For this DIFF_SYSCLK_B
should be connected to O1V
DD
/2.
3.6.6.2
Differential System clock AC timing specifications
Differential System clock(DIFF_SYSCLK/DIFF_SYSCLK_B) input pair supports input
clock frequency of 100MHz
For AC timing specification, see
Spread Spectrum clocking is not supported on Differential System clock pair input.
3.6.7 Other input clocks
A description of the overall clocking of this device is available in the chip reference
manual in the form of a clock subsystem block diagram. For information about the input
clock requirements of functional modules sourced external of the chip, such as SerDes,
Ethernet management, eSDHC, IFC, see the specific interface section.
3.7 RESET initialization
This section describes the AC electrical specifications for the RESET initialization timing
requirements. This table describes the AC electrical specifications for the RESET
initialization timing.
Table 21. RESET Initialization timing specifications
Parameter/Condition
Required assertion time of PORESET_B
Required input assertion time of HRESET_B
Maximum rise/fall time of HRESET_B
Maximum rise/fall time of PORESET_B
Input setup time for POR configs with respect to negation of
PORESET_B
Input hold time for all POR configs with respect to negation of
PORESET_B
Maximum valid-to-high impedance time for actively driven POR
configs with respect to negation of PORESET_B
1
32
-
-
4
2
-
Min
-
-
10
1
-
-
-
5
Max
ms
SYSCLKs
SYSCLK
SYSCLK
μs
SYSCLKs
SYSCLKs
SYSCLKs
Unit
1
2, 3
4
4
-
2
2
2
Notes
PLL input setup time with stable SYSCLK before HRESET_B negation 100
1. PORESET_B must be driven asserted before the core and platform power supplies are powered up.
QorIQ T1042, T1022 Data Sheet, Rev. 2, 06/2015
Freescale Semiconductor, Inc.
67
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.