• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > U1AFS250-2FGG256YI
U1AFS250-2FGG256YI

U1AFS250-2FGG256YI

Model U1AFS250-2FGG256YI
Description FPGA
PDF file Total 334 pages (File size: 18M)
Chip Manufacturer MICROSEMI
Device Architecture
Terminology
Resolution
Resolution defines the smallest temperature change Fusion Temperature Monitor can resolve. For ADC
configured as 8-bit mode, each LSB represents 4°C, and 1°C per LSB for 10-bit mode. With 12-bit mode,
the Temperature Monitor can still only resolve 1°C due to Temperature Monitor design.
Offset
The Fusion Temperature Monitor has a systematic offset (Table
excluding error due
to board resistance and ideality factor of the external diode. Microsemi provides an IP block (CalibIP) that
is required in order to mitigate the systematic temperature offset. For further details on CalibIP, refer to
the "
Temperature, Voltage, and Current Calibration in Fusion FPGAs" chapter of the
2- 98
R e visio n 3
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.