• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > U1AFS250-2FGG256YI
U1AFS250-2FGG256YI

U1AFS250-2FGG256YI

Model U1AFS250-2FGG256YI
Description FPGA
PDF file Total 334 pages (File size: 18M)
Chip Manufacturer MICROSEMI
Device Architecture
2.5 V LVCMOS
Low-Voltage CMOS for 2.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-
purpose 2.5 V applications.
Table 2-110 •
Minimum and Maximum DC Input and Output Levels
2.5 V
LVCMOS
Drive
Strength
4 mA
8 mA
12 mA
16 mA
24 mA
2 mA
4 mA
6 mA
8 mA
12 mA
16 mA
24 mA
2 mA
4 mA
6 mA
8 mA
Notes:
1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.
2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is
larger when operating outside recommended ranges.
3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.
VIL
Min.
V
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
Max.
V
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
Min.
V
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
VIH
Max.
V
3.6
3.6
3.6
3.6
3.6
2.7
2.7
2.7
2.7
2.7
2.7
2.7
3.6
3.6
3.6
3.6
VOL
Max.
V
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
VOH
Min.
V
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
1.7
IOL IOH
mA mA
4
8
12
16
24
2
4
6
8
12
16
24
2
4
6
8
4
8
12
16
24
2
4
6
8
12
16
24
2
4
6
8
IOSL
Max.
mA
3
18
37
74
87
124
18
18
37
37
74
87
124
18
18
37
37
IOSH
Max.
mA
3
16
32
65
83
169
16
16
32
32
65
83
169
16
16
32
32
IIL
1
IIH
2
µA
4
µA
4
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
Applicable to Pro I/O Banks
Applicable to Advanced I/O Banks
Applicable to Standard I/O Banks
Test Point
Data Path
35 pF
R=1k
Test Point
Enable Path
R to VCCI for t
LZ
/ t
ZL
/ t
ZLS
R to GND for t
HZ
/ t
ZH
/ t
ZHS
35 pF for t
ZH
/ t
ZHS
/ t
ZL
/ t
ZLS
35 pF for t
HZ
/ t
LZ
Figure 2-120 •
AC Loading
Table 2-111 •
AC Waveforms, Measuring Points, and Capacitive Loads
Input Low (V)
0
Input High (V)
2.5
Measuring Point* (V)
1.2
VREF (typ.) (V)
C
LOAD
(pF)
35
Note:
*Measuring point = Vtrip. See
for a complete table of trip points.
2- 18 4
R e visio n 3
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.