• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > U1AFS600-2FG484
U1AFS600-2FG484

U1AFS600-2FG484

Model U1AFS600-2FG484
Description Field Programmable Gate Array,
PDF file Total 334 pages (File size: 18M)
Chip Manufacturer MICROSEMI
Fusion Family of Mixed Signal FPGAs
Gain Error
The gain error of an ADC indicates how well the slope of an actual transfer function matches the slope of
the ideal transfer function. Gain error is usually expressed in LSB or as a percent of full-scale (%FSR).
Gain error is the full-scale error minus the offset error (Figure
Gain = 2 LSB
1...11
Ideal Output
ADC Output Code
Actual Output
Input Voltage to Prescaler
Figure 2-82 •
Gain Error
Gain Error Drift
Gain-error drift is the variation in gain error due to a change in ambient temperature, typically expressed
in ppm/°C.
Revision 2
FS
Voltage
0...00
2- 103
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.