• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > S912XEG128J2VAL
S912XEG128J2VAL

S912XEG128J2VAL

Model S912XEG128J2VAL
Description IC,MICROCONTROLLER,16-BIT,CPU12 CPU,CMOS,QFP,112PIN,PLASTIC
PDF file Total 1327 pages (File size: 7M)
Chip Manufacturer ROCHESTER
Chapter 2 Port Integration Module (S12XEP100PIMV1)
2.3.24
Port T Reduced Drive Register (RDRT)
Access: User read/write
(1)
6
5
4
3
2
1
0
Address 0x0243
7
R
RDRT7
W
Reset
0
0
0
0
0
0
0
0
RDRT6
RDRT5
RDRT4
RDRT3
RDRT2
RDRT1
RDRT0
Figure 2-22. Port T Reduced Drive Register (RDRT)
1. Read: Anytime.
Write: Anytime.
Table 2-23. RDRT Register Field Descriptions
Field
7-0
RDRT
Description
Port T reduced drive—Select
reduced drive for outputs
This register configures the drive strength of output pins 7 through 0 as either full or reduced. If a pin is used as input
this bit has no effect.
1 Reduced drive selected (approx. 1/5 of the full drive strength).
0 Full drive strength enabled.
2.3.25
Port T Pull Device Enable Register (PERT)
Access: User read/write
(1)
6
5
4
3
2
1
0
Address 0x0244
7
R
PERT7
W
Reset
0
0
0
0
0
0
0
0
PERT6
PERT5
PERT4
PERT3
PERT2
PERT1
PERT0
Figure 2-23. Port T Pull Device Enable Register (PERT)
1. Read: Anytime.
Write: Anytime.
Table 2-24. PERT Register Field Descriptions
Field
7-0
PERT
Description
Port T pull device enable—Enable
pull devices on input pins
These bits configure whether a pull device is activated, if the associated pin is used as an input. This bit has no effect
if the pin is used as an output. Out of reset no pull device is enabled.
1 Pull device enabled.
0 Pull device disabled.
MC9S12XE-Family Reference Manual , Rev. 1.19
Freescale Semiconductor
123
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010: S12XE products in 208 MAPBGA packages
NOTE
Due to internal synchronization circuits, it can take up to 2 bus clock cycles
until the correct value is read on PTT or PTIT registers, when changing the
DDRT register.
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.