S912XEG128J2VAL
| Model | S912XEG128J2VAL |
| Description | IC,MICROCONTROLLER,16-BIT,CPU12 CPU,CMOS,QFP,112PIN,PLASTIC |
| PDF file | Total 1327 pages (File size: 7M) |
| Chip Manufacturer | ROCHESTER |
Chapter 22 Timer Module (TIM16B8CV2) Block Description
Table 22-20. PAFLG Field Descriptions
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010: S12XE products in 208 MAPBGA packages
Field
1
PAOVF
Description
Pulse Accumulator Overflow Flag
— Set when the 16-bit pulse accumulator overflows from 0xFFFF to 0x0000.
Clearing this bit requires writing a one to this bit in the PAFLG register while TEN bit of TSCR1 register is set to
one.
Pulse Accumulator Input edge Flag
— Set when the selected edge is detected at the IOC7 input pin.In event
mode the event edge triggers PAIF and in gated time accumulation mode the trailing edge of the gate signal at
the IOC7 input pin triggers PAIF.
Clearing this bit requires writing a one to this bit in the PAFLG register while TEN bit of TSCR1 register is set to
one. Any access to the PACNT register will clear all the flags in this register when TFFCA bit in register
TSCR(0x0006) is set.
0
PAIF
22.3.2.17 Pulse Accumulators Count Registers (PACNT)
Module Base + 0x0022
15
14
13
12
11
10
9
0
R
PACNT15
W
Reset
0
0
0
0
0
0
0
0
PACNT14
PACNT13
PACNT12
PACNT11
PACNT10
PACNT9
PACNT8
Figure 22-26. Pulse Accumulator Count Register High (PACNTH)
Module Base + 0x0023
7
6
5
4
3
2
1
0
R
PACNT7
W
Reset
0
0
0
0
0
0
0
0
PACNT6
PACNT5
PACNT4
PACNT3
PACNT2
PACNT1
PACNT0
Figure 22-27. Pulse Accumulator Count Register Low (PACNTL)
Read: Anytime
Write: Anytime
These registers contain the number of active input edges on its input pin since the last reset.
When PACNT overflows from 0xFFFF to 0x0000, the Interrupt flag PAOVF in PAFLG (0x0021) is set.
Full count register access should take place in one clock cycle. A separate read/write for high byte and low
byte will give a different result than accessing them as a word.
NOTE
Reading the pulse accumulator counter registers immediately after an active
edge on the pulse accumulator input pin may miss the last count because the
input has to be synchronized with the bus clock first.
MC9S12XE-Family Reference Manual , Rev. 1.19
806
Freescale Semiconductor
