• Inventory
  • Products
  • Technical Information
  • Circuit Diagram
  • Data Sheet
Data Sheet
Home > Data Sheet > S912XEG128J2VAL
S912XEG128J2VAL

S912XEG128J2VAL

Model S912XEG128J2VAL
Description IC,MICROCONTROLLER,16-BIT,CPU12 CPU,CMOS,QFP,112PIN,PLASTIC
PDF file Total 1327 pages (File size: 7M)
Chip Manufacturer ROCHESTER
Chapter 1 Device Overview MC9S12XE-Family
1.2.3.76
PS0 / RXD0 — Port S I/O Pin 0
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010: S12XE products in 208 MAPBGA packages
PS0 is a general-purpose input or output pin. It can be configured as the receive pin RXD of serial
communication interface 0 (SCI0).
1.2.3.77
PT[7:6] / IOC[7:6] — Port T I/O Pins [7:6]
PT[7:6] are general-purpose input or output pins. They can be configured as input capture or output
compare pins IOC[7:6] of the enhanced capture timer (ECT).
1.2.3.78
PT[5] / IOC[5] / VREG_API— Port T I/O Pins [5]
PT[5] is a general-purpose input or output pin. It can be configured as input capture or output compare pin
IOC[5] of the enhanced capture timer (ECT) or can be configured to output the VREG_API signal.
1.2.3.79
PT[4:0] / IOC[4:0] — Port T I/O Pins [4:0]
PT[4:0] are general-purpose input or output pins. They can be configured as input capture or output
compare pins IOC[4:0] of the enhanced capture timer (ECT).
1.2.4
Power Supply Pins
MC9S12XE-Family power and ground pins are described below.
Because fast signal transitions place high, short-duration current demands on the power supply, use bypass
capacitors with high-frequency characteristics and place them as close to the MCU as possible.
NOTE
All V
SS
pins must be connected together in the application.
1.2.4.1
VDDX[7:1], VSSX[7:1] — Power and Ground Pins for I/O Drivers
External power and ground for I/O drivers. Bypass requirements depend on how heavily the MCU pins are
loaded. All V
DDX
pins are connected together internally. All V
SSX
pins are connected together internally.
1.2.4.2
VDDR — Power Pin for Internal Voltage Regulator
Input to the internal voltage regulator. The internal voltage regulator is turned off, if V
DDR
is tied to ground
1.2.4.3
VDD, VSS1,VSS2,VSS3 — Core Power Pins
Power is supplied to the MCU core from the internal voltage regulator, whose load capacitor must be
connected to VDD. The voltage supply of nominally 1.8V is derived from the internal voltage regulator.
The return current path is through the VSS1,VSS2 and VSS3 pins. No static external loading of these pins
is permitted.
MC9S12XE-Family Reference Manual , Rev. 1.19
72
Freescale Semiconductor
Go Upload

* Only PDF files are allowed for upload

* Enter up to 200 characters.